	PTO-14	154@8-0506 MAR 1 1 2002	5		RECEIVE MAR. 1 5 2  Technology Center  GROUP 2825				
				Alok Jain, et al.	<del></del>	rech!	nology (	Center	27.
				FILING DATE  December 11, 2	2001	GROUP	125		<100
EXAMINER'S		U.	S. PATENT	DOCUMENTS'			FILING	DATE	
INITIALS	PATENT NO.	DATE		NAME	CLASS	SUBCLASS	1 12		
					<u> </u>				
THE PROPERTY OF THE PARTY.		**************************************	IGNI PATEN	II DOGUMENTS					
EXAMINER'S		SOCIAL DIRECTOR SOCIALISME	ALCESTA REPORTED BANKS	中国的 1968年 1965年	· · · · · · · · · · · · · · · · · · ·		Transl	ation	
INITIALS	PATENT NO.	DATI	=	COUNTRY	CLASS	SUBCLASS	Yes	No	
	····				-				ı
	The second secon			itle, Date, Pertinent	YO SEE SEE E			T-10-10-1	
\ <u>\</u>	D. T. Blaauw, e	t al., "Funct	ional Abstra	ction of Logic Gates	s for Swit	ch-Level Sim	ulation	<u>9</u> 3分型基 "	
700	European Conference on Design Automation, pp. 329-333, February 1991.  S. Kundu, "GateMaker: A Transistor to Gate Level Model Extractor for Simulation,								
W	Automatic Test Pattern Generation and Verification," International Test Conference, pp. 372-381, 1998.								
W	R. E. Bryant, "Algorithmic Aspects of Symbolic Switch Network Analysis," IEEE Transactions on Computer Aided Design, pp. 618-633, July 1987.								
W	R. E. Bryant, "Boolean Analysis of MOS Circuits," IEEE Transactions on Computer Aided Design, pp. 634-649, July 1987.								
W	R. E. Bryant, "Extraction of Gate Level Models From Transistor Circuits by Four-Valued Symbolic Analysis," International Conference on Computer Aided Design, pp. 350-353, 1991.								
W	S. Jain, et al., "Automatic Clock Abstraction from Sequential Circuits," Design Automation Conference, pp. 707-711, 1995.								
W	R. Razdan, et al., "Clock Suppression Techniques for Synchronous Circuits," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pp. 1547- 1556, October 1993.								
W	F. Rocheteau, et al., "Tralala: A Fast and Accurate Functional Abstraction Tool For Transistor Netlists," SAME 99, Accessible from http://www.sansistor.com.								
Wo	"Statement of Product Sale," 8 pages, December 1999.								
EXAMINER	DATE CONSIDERED 7/2004								

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.